

Provides a Repeatable and Structured Approach to Failure Analysis and Test Program Development

What is Test Designer?

Test Designer is a fully integrated toolset that adds test diagnostics to Intusoft's ICAP/4Professional:

1. Creates, simulates and verifies designs.
2. Defines product acceptance tests.
3. Builds sophisticated fault-diagnostic tree to identify failed parts.
4. Defines required built-in self tests.
5. Tracks and maintains production quality.

How is Test Designer used?

Test Designer's primary function is to develop a set of automated tests that can be used by unskilled technicians to test technologically complex end items. These end items include elevators, trains, aircraft, ships, pacemakers, operating room equipment, automobiles and perhaps slot machines, to name a few. The theory of fault diagnostic testing was initially developed by the commercial aircraft industry, and subsequently applied to military systems. Test Designer encapsulates that technology using Intusoft's IsSpice4 simulator to build a fault dictionary; that is, the measured response to each fault across a design. The simulator works from the transistor level through system level so that many design views are possible (Figure 1).

The design entry system (SpiceNet) used in Test Designer was developed especially for organizing and managing the immense amount of data needed to automate the test design process. A simple power supply, for example, might have only 30 electrical parts, containing on the average of 3 failure modes each. With 10 measurements, there are 1,800 test limits. In addition, the user needs to account for test equipment in the design, perhaps using several test set-ups. Traditionally, each failure mode and each setup would require a separate simulation netlist. Each of these netlists would have to be modified if the circuit was changed. However, here is what SpiceNet performs to solve these problems:

1. Creates test configurations made up of combined schematic layers. Special test configurations can be swapped out while using common layers to describe the unit under test (Figure 2).
2. Automates fault simulations so that the common underlying topology is reused with just the fault of interest employed for any given simulation.




Figure 1: Using simulation for mixed system/circuit level description.




Figure 2: Schematic configured by layers lets test and production configurations share common parts.

3. Uses a built in graphical interface to define faults for each part including open, short, stuck and tolerance failures.
4. Provides default tolerances and failure modes for most parts.
5. Embeds user-defined electrical measurements and simulation results in the design database (Figure 4).

The state-of-the-art IsSpice4 simulator includes new convergence algorithms that virtually eliminate failed simulations when faults are injected. Even power train shorts in a power supply simulate successfully. Intusoft's powerful waveform viewer (IntuScope), shares a common script language with IsSpice4. Measurements made using IntuScope can be turned into scripts, saved in SpiceNet, and applied to the simulation directly without running the waveform post processor. This technological advance allows complex test sequences to be fully automated within the simulator.

What is Structural Testing?

If a circuit is built in accordance with its drawing specification, that is, all parts are working and connected properly, then the circuit should work as intended (Figure 3). That's the basic assumption used in structural testing. Of course one must also account for design "errors" that cause the circuit to perform outside of its design specification. In fact, there are cases for which the central region of a part's performance, or product distribution, is selected and sold for a premium price. Given that accuracy, there are many cases in which a failed part is not detected by performance-based testing. These cases can sometimes lead to unfortunate and unpredictable consequences in the field. For example, a fault-tolerant design for a pacemaker could have critical "backup" circuitry unavailable just when it's needed, or an aircraft control system could have a latent part failure that causes significant signal instability, resulting in a violent upset, consequent to wake turbulence or atmospheric disturbance.

My design is redundant, isn't that good enough?

The more fault tolerant a design, the greater the requirement is to periodically confirm that all of the parts are working. That's because the odds of a latent failure increase over time. With fault-tolerant designs, there are

even more parts that can fail. One example is a "drive" in an automotive application that uses 100 parts in a critical steering system. If 10 million of these are deployed and "Space" quality parts are used, the number of failures in one year would be:

$$FR = 100 * .001\% / 1000hrs * 8760hrs/year$$

$$FR = 0.00876 \text{ per vehicle}$$

$$\text{Vehicle Failures/year} = FR * 10\text{million} = \underline{87,600!}$$

You can see the huge deployment makes the risk unacceptable so that fault tolerant or redundant design is needed. But if 2 failures are needed to cause a mission failure and the system

redundancy was never tested, then the following calculation holds:

$$FR = 0.00876 * 0.00876 \text{ per vehicle}$$

$$\text{Failures/year} = FR * 10\text{Meg} = 767$$

That's still not very good. Even worse, in 2 years there will be 4 times as many mission critical failures. The solution is to test the system every time it's turned on, plus warn the driver that repairs are needed when latent defects are detected. That way you don't accumulate hours and FR drops by over a factor of 1,000. Plus, FR*FR drops by a million! And of course Test Designer gives you the assurance that the tests are detecting ALL structural faults.




Figure 3: Faulty parts are identified using a "divide and conquer" technique, the first step identifies 12 possible faults in the 8 parts that are shaded.




Figure 4: Fault dictionary for the first test eliminates all of the over-stressed failure modes using a short 300usec, safe to start test.